PTO/SB/08A (08-00)

Ploase type a plus sign (+) inside this box → [+]

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form	1449A/PTO					
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)				Complete if Known		
				Application Number	10/674,085	
				Filing Date	September 29, 2003	
				First Named Inventor	Elias Fallon et al.	
				Group Art Unit	Not Yet Assigned 2825	
(22.22.12.2.7)				Examiner Name	Not Yet Assigned Heler	
Sheet	1	of	3	Attorney Docket Number	2879-030564	

Rossoshek

				U.S. PATENT DOCUM			
Examiner Initials*	Cite No. ¹	U.S. Patent Docur Number Kind (Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
HR	1	6,161,078		Ganley	12/12/2000		
HR	2	6,282,694		Cheng et al.	08/28/2001		
HR	3	6,550,046	B1	Balasa et al.	04/15/2003		
				RT - NON PATENT LITE			
xaminer	Cite No.1	item (book, maga	azine,	nor (in CAPITAL LETTERS), t journal, serial, symposium, e and/or country where publishe	catalog, etc.), date,		
HR	4			KOEN LAMPAERT, "Module station", Proc. ACM/IEEE Design			
	5	FLORIN BALASA and KOEN LAMPAERT, "Symmetry Within The Sequence-Pair Representation In The Context Of Placement For Analog Design", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 19, No. 7, pp. 721-731 (July 2000).					
	6	FLORIN BALASA, "Device-Level Placement For Analog Layout: An Opportunity For Non-Slicing Topological Representations", Proc. Asia-Pacific DAC (ASPDAC), pp. 281-286, (2001).					
	7	ERIC FELT, ENRICO MALAVASI, EDOARDO CHARBON, ROBERTO TOTARO and ALBERTO SANGIOVANNI-VINCENTELLI, "Performance-Driven Compaction For Analog Integrated Circuits", IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993).					
	8	VINCENTELLI, "A	n Effic	O CHARBON, ENRICO N cient Methodology For Symbo Proc. European Design Automa	olic Compaction Of Ar	nalog IC's With Multiple	
	9	JOSEPH L. GANLEY, "Efficient Solution Of Systems Of Orientation Constraints", In Proceedings C The International Symposium On Physical Design, pp. 140-144, (1999).					
	10			S-KUAN CHENG and TAKESH d Its Applications", Proc. ACM			
	11			SHIUN LIN, JIANBANG LAI ar ed Modules", ISPD'01, pp. 124		Slicing Floorplan Design	
$\overline{\mathbf{V}}$	12			OSEPH L. GANLEY and EC EEE 1997 Custom Integrated (
HR C. BRANDOLESE, M. PILLAN, F. SALICE and D. SCIUTO, "Analog Circuits Placement: A Condition Driven Methodology", IEEE, pp. 635-638, (1996).				Placement: A Constraint			

Examiner	/**-3	Date	4 4
Signature	/Helen Rossoshek/	Considered	05/04/2006

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ³Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

{W0096370.1}



Please type a plus sign (+) inside this box \rightarrow [+]

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE **Application Number** 10/674,085 September 29, 2003 STATEMENT BY APPLICANT Filing Date First Named Inventor Elias Fallon et al. Not Yet Assigned 2825 (use as many sheets as necessary) Group Art Unit Not Yot Assigned Helen Rossoshek **Examiner Name** 2879-030564 **Attorney Docket Number** Sheet of

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS				
Examiner Cite No.1 HR 14						
		MARGHERITA PILLAN and DONATELLA SCIUTO, "Constraint Generation And Placement For Automatic Layout Design Of Analog Integrated Circuits", pp. 355-358.				
	15	YINGXIN PANG, FLORIN BALASA, KOEN LAMPAERT and CHUNG-KUAN CHENG, "Block Placement Symmetry Constraints Based On The O-Tree Non-Slicing Representation", Proc. ACM/IEEE Design Automation Conference, pp. 464-467, (June 2000).				
	16	JUAN A. PRIETO, JOSE M. QUINTANA, ADORACION RUEDA and JOSE L. HUERTAS, "An Algorithm For The Place-And-Route Problem In The Layout Of Analog Circuits", Pro. IEEE ISCAS, pp. 491-494 (1994).				
	17	D. F. WONG and C. L. LIU, "A New Algorithm For Floorplan Design", Proceedings Of The 23 rd ACM/IEEE Design Automation Conference, pp. 101-107, (July 1986).				
	18	JOHN M. COHN, DAVID J. GARROD, ROB A. RUTENBAR and L. RICHARD CARLEY, "KOAN/ANAGRAM II: New Tools For Device-Level Analog Placement And Routing," IEEE Journal Of Solid-State Circuits, Vol. 26, No. 3, pp. 330-342, (March 1991).				
	19	D. W. JEPSEN and C.D. GELLAT JR., "Macro Placement By Monte Carlo Annealing", Proc. IEEE International Conference On Computer Design, pp. 495-498, (November 1984).				
	20	ENRICO MALAVASI, EDOARDO CHARBON, GANI JUSUF, ROBERTO TOTARO and ALBERTO SANGIOVANNI-VINCENTELLI, "Virtual Symmetry Axes For The Layout Of Analog IC's", Proc. 2 nd ICVC, pp. 1-10, (October 1991).				
	21	JURGEN M. KLEINHANS, GEORG SIGL, FRANK M. JOHANNES and KURT J. ANTREICH, "GORDIAN: VLSI Placement By Quadratic Programming And Slicing Optimization", IEEE Transactions On Computer-Aided Design, Vol. 10, No. 3, pp. 356-365, (March 1991).				
	22	HIROSHI MURATA, KUNIHIRO FUJIYOSHI, SHIGETOSHI NAKATAKE and YOJI KAJITANI, "VLSI Module Placement Based On Rectangle-Packing By The Sequence-Pair", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 15, No. 12, pp. 1518-1524, (December 1996).				
HR 23		SUJOY MITRA, SUDIP K. NAG, ROB A. RUTENBAR and L. RICHARD CARLEY, "System-Level Routing Of Mixed-Signal ASICS In WREN", Proc. ACM/IEEE International Conference On CAD, pp. 394-399, (November 1992).				

Examiner		Date	
Signature	/Helen Rossoshek/	Considered	05/04/2006

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents. P.O. Box 1450, Alexandria, VA 22313-1450.

Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Skind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

Please ty

Please type a plus sign (+) inside this box → +

PTO/SB/08A (08-00)

05/04/2006

Rossoshek

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE					Complete if Known		
					Application Number	10/674,085	ヿ
STATEMENT BY APPLICANT				CANT	Filing Date	September 29, 2003	ヿ
				OAIII	First Named Inventor	Elias Fallon et al.	П
(use as many sheets as necessary)					Group Art Unit	Not Yet Assigned 282	-
				Examiner Name	Net Yet Assigned Hel	eŋ	
Sheet		3	of	3	Attorney Docket Number	2879-030564	
		OTHER	PRIOR AR	RT - NON PATE	NT LITERATURE DOCU	MENTS	
Examiner	Cite			- •	TTERS), title of the article (whe ymposium, catalog, etc.), date		2

		TENT LITERATURE DOCUMENTS	
Examiner Ci	te item (book, magazine, journal, serial,		T²
HR 24		K. TAMARU, "An Efficient Algorithm For Layout Compaction roc. IBBB ICCAD, pp. 148-151, (November 1989).	
·			
Examiner	/7-1 Parantal /	Date	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Considered

/Helen Rossoshek/

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450. Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents. P.O. Box 1450, Alexandria, VA 22313-1450.

Signature

¹Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.